VHDL design and simulation of a pipelined scalable architecture for high speed sorting