Implementation of a burst error and burst erasure channel emulator using an FPGA architecture