The Belle II experiment at the SuperKEKB collider in Japan will operate at an unprecedented luminosity of 8×1035 cm−2s−1, about 40 times larger than its predecessor, Belle. Its vertex detector is composed of a two-layer DEPFET pixel detector (PXD) and a four layer double-sided silicon microstrip detector (SVD). To achieve a precise decay-vertex position determination and excellent low-momentum tracking under a harsh background condition and high trigger rate of 10 kHz, the SVD employs several innovative techniques. In order to minimize the parasitic capacitance in the signal path, 1748 APV25 ASIC chips, which read out signal from 224 k strip channels, are directly mounted on the modules with the novel Origami concept. The analog signal from APV25 are digitized by a flash ADC system, and sent to the central DAQ as well as to online tracking system based on SVD hits to provide region of interests to the PXD for reducing the latter’s data size to achieve the required bandwidth and data storage space. Furthermore, the state-of-the-art dual phase CO2 cooling solution has been chosen for a combined thermal management of the PXD and SVD system. In this proceedings, we present key design principles, module construction and integration status of the Belle II SVD.

Belle II silicon vertex detector (SVD)

Lanceri, L.;Vitale, L.;
2018-01-01

Abstract

The Belle II experiment at the SuperKEKB collider in Japan will operate at an unprecedented luminosity of 8×1035 cm−2s−1, about 40 times larger than its predecessor, Belle. Its vertex detector is composed of a two-layer DEPFET pixel detector (PXD) and a four layer double-sided silicon microstrip detector (SVD). To achieve a precise decay-vertex position determination and excellent low-momentum tracking under a harsh background condition and high trigger rate of 10 kHz, the SVD employs several innovative techniques. In order to minimize the parasitic capacitance in the signal path, 1748 APV25 ASIC chips, which read out signal from 224 k strip channels, are directly mounted on the modules with the novel Origami concept. The analog signal from APV25 are digitized by a flash ADC system, and sent to the central DAQ as well as to online tracking system based on SVD hits to provide region of interests to the PXD for reducing the latter’s data size to achieve the required bandwidth and data storage space. Furthermore, the state-of-the-art dual phase CO2 cooling solution has been chosen for a combined thermal management of the PXD and SVD system. In this proceedings, we present key design principles, module construction and integration status of the Belle II SVD.
File in questo prodotto:
File Dimensione Formato  
SBauthor_SubmittedTIPP2017Seema.pdf

Open Access dal 09/08/2019

Tipologia: Bozza finale post-referaggio (post-print)
Licenza: Copyright Editore
Dimensione 664.13 kB
Formato Adobe PDF
664.13 kB Adobe PDF Visualizza/Apri
bahinipati2018.pdf

Accesso chiuso

Tipologia: Documento in Versione Editoriale
Licenza: Copyright Editore
Dimensione 517.1 kB
Formato Adobe PDF
517.1 kB Adobe PDF   Visualizza/Apri   Richiedi una copia
Pubblicazioni consigliate

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11368/2941986
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 0
  • ???jsp.display-item.citation.isi??? ND
social impact