The FE-I4 chip for the B-layer upgrade is designed in a 130 nm CMOS process. For this design, configuration memories are based on the DICE latches where layout considerations are followed to improve the tolerance to SEU. Tests have shown that DICE latches for which layout approaches are adopted are 30 times more tolerant to SEU than the standard DICE latches. To prepare for the new pixel readout chip planned for the future upgrades, a prototype chip containing 512 pixels has been designed in a 65 nm CMOS process and a new approach is adopted for SEU tolerant latches. Results in terms of SEU and TID tolerance are presented.
SEU tolerant memory design for the ATLAS pixel readout chip / Menouni, M., Arutinov, D., Backhaus, M., Barbero, M., Beccherle, R., Breugnon, P., Caminada, L., Dube, S., Darbo, G., Fleury, J., Fougeron, D., Garcia-Sciveres, M., Gensolen, F., Gnani, D., Gonella, L., Gromov, V., Hemperek, T., Jensen, F., Karagounis, M., Kluit, R., et al.. - In: JOURNAL OF INSTRUMENTATION. - ISSN 1748-0221. - 8:(2013). [10.1088/1748-0221/8/02/C02026]
SEU tolerant memory design for the ATLAS pixel readout chip
Gonella L;
2013-01-01
Abstract
The FE-I4 chip for the B-layer upgrade is designed in a 130 nm CMOS process. For this design, configuration memories are based on the DICE latches where layout considerations are followed to improve the tolerance to SEU. Tests have shown that DICE latches for which layout approaches are adopted are 30 times more tolerant to SEU than the standard DICE latches. To prepare for the new pixel readout chip planned for the future upgrades, a prototype chip containing 512 pixels has been designed in a 65 nm CMOS process and a new approach is adopted for SEU tolerant latches. Results in terms of SEU and TID tolerance are presented.Pubblicazioni consigliate
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
